Senior IC Design & Verification Engineer

Eindhoven  ‐ Onsite
This project has been archived and is not accepting more applications.
Browse open projects on our job board.

Keywords

Description

We are looking for a Senior IC Design & Verification Engineer. The position is in a team which is responsible for performing the architecture, implementation and verification of IC’s in General Microcontroller application domains.

Responsibilities:
• Create, or contribute to the creation of IP and integration specifications
• Implement, or contribute to the implementation of IP in RTL
• Work closely with Architects (System, IC, SW) to understand the overall product concept and to discuss the implementation and verification approach and results.
• Setup and execute IP level UVM tests on moderate to high complexity IP’s and or top level IC’s
• Analysing defect causes, debugging and root cause analysis of unexpected simulation results
• Definition of the V&V simulation infrastructure, including, test benches, Verification IP
• Coaching and training other engineers
• Support application engineers in providing answers to customers


Required experience:
We are looking for a Senior IC Design & Verification Engineer having the following competences/skills:
• More than 5 years experience in IC or IP level functional verification using UVM methodology/ Specman
• Experience in design with System Verilog, Verilog and VHDL
• Experience in programming C, tcl and perl
• Experience with Cadence design environment
• Deep knowledge of digital microcontroller systems
• Able to make clear documentation of designs
• Clear and concise communication
• Excellent problem solving skills
• Team player, self starter
• Languages: English, both verbal and in writing.

We preferably are also looking for experience in one or more of the following fields:
• Experience with ARM cores and AMBA IP and bus infrastructure
• Experience with interface specific IP’s (e.g. Ethernet, MII, RMII, GMII, UART, SPI, I2C)
• Experience in writing verification software for hardware verification
• Experience with back-annotated verification
• Experience with PSL for formal verification
• Experience with code coverage methodologies and tools
• Experience with AMS verification
• Experience with linting (e.g. Spyglass)
Start date
n.a
From
Quanta Consultancy Services
Published at
29.07.2014
Contact person:
Lee Mitchell
Project ID:
749614
Contract type
Freelance
To apply to this project you must log in.
Register