Senior engineer

Project 2
Project SOC Verification of Convolution Neural Network Engine with ARC processors.

Client Synopsys India Private Limited, Hyderabad
Employer Cerium Systems Private Limited, Bangalore
Hardware ARC HS cluster Processor, AMBA AXI, Convolution Neural Network Engine
Role Senior Engineer
Team Size 5
Duration 1.7 years [Apr'2016 to Dec'2017]
Description
New DesignWare EV6x processors deliver up to 100X higher performance on common vision processing
tasks than the previous generation EV5x vision processors to address high throughput applications
such as ADAS, video surveillance and virtual/augmented reality. New scalable vector DSP architecture
supports full range of vision algorithms for 1080p to 4K resolutions to meet high definition
requirements. Programmable convolution neural network provides up to 800 MACs/cycle for fast and
accurate object detection and 5X better power efficiency than other vision processors

Synopsis
* AXI VIP Integration for MLV environment and SLV Environment (UVM).
* Worked on C-based verification, MLV test cases in C for TNN ASIP processors.(Dual Processor
core). Enhanced thread management. Memory management with DMA-AXI transfers.
* Worked on writing C test cases for SOC environment from scratch for ARC HS cluster (4 ARC
processor +APEX for user interface).
* Worked on Randomization to randomize the image pixel values, Convolution co-efficient for
CNN engine.
* Worked on checking the image processing algorithms.
* Have good experience on handling the images in memory, Techniques involved in image
processing to handle it for Convolution neural network.
* Presently working on creating reference functions for verification using
"CAFFE' model from Berkeley University.
It involves giving generating the ".caffe model and .prototxt" file for "EVGENCNN" tool of
Synopsys and testing them for randomized graphs, generate the Weights and graph with OPENVX
library to test them in CNN ASIP engine. It is being done in both PLV, MLV, SOC level.

Languages and Tools Verilog, C, Synopsys Metaware Debugger, System Verilog, UVM, DPI, simulation using VCS, VERDI, DVE

Project: 3
Project FPGA SOC Verification of Super strong LDPC/SanDisk LDPC algorithm

client SanDisk India Device Design Centre, Bangalore
Employer MosChip Private Limited, Bangalore
Hardware Altera FPGA STRATIX IV, ARC Processor
Role Senior Engineer
Team Size 5
Duration 4 months [ Oct'2015 to Mar'16]
Description sLDPC decoder should be capable of detecting and correcting errors while making data retention often
and should fail in decoding successfully a code word at the rate of once in 10-10 decoding cycles

Synopsis
* Modified firmware to enhance testing features to measure performance.
* Converted the Firmware to ELF, Debugged the firmware with SYNOPSYS ARC Processor
* Validated the Superstrong LDPC algorithm/SanDisk LDPC algorithm for full data path Encoder,
Scramblers, Noise Inserter with defined probabilistic behavior, decoder for Nand Flash model
SLC, MLC =2,3

Languages and Tools Verilog, C, Synopsys Metaware Debugger, Altera Insystem Memory Editor, Altera Quartus II

Project: 4
Project SOC Verification of NVMe compliant PCIe SSD Controller

client Fastor Systems private Limited( Acquired by Smart Modular Technologies), USA
Employer Flowgic India Private Limited, Chennai
Hardware Xilinx FPGA Virtex5, Virtex7, Kintex 7;
Processor Microblaze, PowerPC
Boards Xilinx: ML509, KC705, VC709, custom: Tavanna
Role Team Leader
Team Size 7
Duration 2.8 years[Mar'2013 to Aug'2015]
Description
Fastor's SSD is an innovative NVMe SSD based on a revolutionary network-oriented architecture.
This will be the first "post-controller" SSD, in which the control and data planes are de-coupled
and data congestion resulting from Flash controller bus contention is eliminated.


Synopsys

Gate Level Simulation using Questasim
* Worked on Gate Level simulation (Pre synthesis) and post layout simulation for
equivalence checking and timing Verification
Timing Closure
* Worked on Static Timing Analysis in SOC level in VIRTEX 5 FPGA device: XC5VFX200T1738-2,
XC5VFX200T1738-1
* Used Chip Scope pro along with ILA for debugging
* Used FPGA Editor with cross probing utility from PlanAhead for the timing violated path
for the given constraints.
* Created pblocks in PlanAhead for 3 Nand Flash Controller Octanes with 8 channels.
* Did floorplan Optimization with locked pins for 3 Nand Flash Memory Controller Pins
* Optimized DDR OLOGIC floor planning with respect to PPC440- X0Y0
Bit File Generation
* Worked on generating bit file for the developed Architecture, Tested with the XILINX API in
SDK and validated it with U-Boot Linux with the Linux host pc, Evaluated the performance of
SSD controller.

Experience in PCIE PHY LAYER Verification using Lecroy Analyzer
* Worked on PCIE PHY Layer, verified the PHY data in Chipscope and did double check in Lecroy
Analyzer.

Xilinx SDK Regression in XMD
* Worked on creating and modifying scripts for Testing in XILINX SDK Software and Hardware
Build.

Nand Flash Controller verification
* Have explore in TCL script to test the read/write operation with multiple commands, super
sequences for nand flash controller
* Have explore in Perl scripts for block level Nand flash testing.
* Developing test plan and Verilog/direct ,Developed C test cases to test Nand Flash (TOSHIBA
toggle DDR1.0 )Basic, extended commands, with retry reads, with ECC enabled with different drive
strength by excluding bad blocks in Questa simulation, XSDK, co-hardware and software simulation

SOC with Dual PPC440 Processor
* Solved the Booting issue for Dual processor XILINX IBM Power PC. Tested the Dual Processor
Architecture by enhancing threads independently for Boot Loader, Embedded Hardware.
* Developed shell script to run test case with different user options.
* Assigning the bug on designer and follow up with bug tracker.

SOC with Kintex, Vertex7 boards
* Worked on developing the environment by Vivado tool using microblaze processor in Kintex KC705,
Virtex 7 VC709
* Generated the architecture for development
* Generated User IP for AXI-PLB, PLB NVME
* Integrated them in the developed environment
* Analyzed the schematics for new environment

Languages and Tools C, Verilog, perl, tcl, shell, make file, expect script, boot file, windows shell, Xilinx ISE 14.4,
Vivado, Modelsim, Questasim,