NA

Nejdaoui Abir

available

Last update: 17.09.2016

Senior design for test engineer

Graduation: Electronicengineer
Hourly-/Daily rates: show
Languages: Arabic (Native or Bilingual) | English (Limited professional) | French (Native or Bilingual)

Skills

• Test plan definition for Complex SOC modem. 
• Manufacturing test mode verification using vhdl test bench environment.
• Scan chain insertion using DFTMAX .
• Scan test mode verification using Tetramax tool of Synopsys.
• Scan pattern simulation using stildpv.
• Architecture & Design compensation cell Built In Self-Test engine in 65nm with vhdl.
• Functional verification of complex blocs: Digrf, DLL, PLL, DDR interface, JTAG.
• Memory bist test.
• Old life test patterns development.

Project history

Work experience:

  • oct 2006 -august 2008: dft engineer at stmicroelectronics 

  • August 2008-july 2013 senior dft engineer at stericsson

Local Availability

Only available in these countries: Morocco
Profileimage by Nejdaoui Abir Senior design for test engineer from Senior design for test engineer
Register