Software Design Engineer FPGA

California  ‐ Onsite
This project has been archived and is not accepting more applications.
Browse open projects on our job board.

Keywords

Description

For this contract position with a world renowned computer manufacturing company, you will design FPGAs for server systems used for validation and debug.

OVERVIEW:

  • Schematic capture of complex, high speed, multi-layer circuit boards and the generation of all outputs required for layout of board
  • Documenting all the routing rules, working with PCB designers for the layout, and checking the board files for correctness
  • Work with the system architect and hardware team members to write detailed design requirements
  • Logic design in HDL, FPGA logic synthesis and implementation, timing analysis, creating test benches and simulations
  • Work with hardware engineers in system and board level power-on, bring-up, and debug

REQUIREMENTS:

  • 3+ years of board design and FPGA/logic design experience
  • Basic understanding of PCB manufacturing process
  • Experience with Mentor DxDesigner (a.k.a. Viewlogic) or Cadence Design Entry HDL (a.k.a. Concept), and Cadence PCB Editor (a.k.a. Allegro) tools
  • Competency in Verilog HDL language
  • Experience with Altera or Xilinx FPGA design, familiarity with Altera/Xilinx FPGA tools and ModelSim/Questa simulation tool
  • Self motivation, ability to simultaneously handle multiple tasks from different team members and work with a multi-site team
  • Relevant "hands-on" design experience with SI simulations using HSPICE and Cadence Constraint Manager a plus

To apply for this position please attach an updated Resume in Word/.doc format with daytime phone number where you can best be reached. Please also include a brief cover letter outlining your experience as related to this job requirement. (No 3rd party/recruiters please).

CompuCom is an Equal Opportunity Employer.

Start date
ASAP
Duration
1 year
From
Compucom
Published at
19.04.2012
Project ID:
350792
Contract type
Freelance
To apply to this project you must log in.
Register