Verification Engineer (m/f)

in Styria  ‐ Onsite
This project has been archived and is not accepting more applications.
Browse open projects on our job board.

Keywords

Description



We are looking for a
Verification Engineer (m/f)

Referenz: -en
Beginn: asap
Dauer: 6 MM+
Ort: in Styria
Branche: Elektronik

Ihre Aufgaben:
  • A Verification Engineer with excellent complex verification skills
  • Involving the creation and maintenance of verification plans
  • Defining verification metrics and setting up verification environments


Ihre Qualifikation
  • System Verilog, Verilog
  • Open Verification Methode
  • LVS
  • DCR
  • Experience with C
  • Experience with FPGA



Skills:
- Hardware designer
- Hardware developer
Start date
ASAP
Duration
6 MM+
(extension possible)
From
Hays AG
Published at
18.07.2012
Contact person:
Jennifer Knebes
Project ID:
393786
Contract type
Freelance
To apply to this project you must log in.
Register