Functional Verification, UVM , OVM, VHDL

Reading  ‐ Onsite
This project has been archived and is not accepting more applications.
Browse open projects on our job board.

Keywords

Description

Key Skills: Functional verification, VHDL, Verilog, OVM

Location: Surrey

Rate: £30 - 45 PH

Duration: 12 Months

As the skilled Senior Verification Engineer you will be responsible for the functional verification (systemVerilog, VHDL, Verilog and OVM) , working as part a fast pace, dynamic team for a semiconductor company based in Surrey.

The succesful candidate will have the following skills:

Strong digital hardware design and verification skills using VHDL, systemVerilog or Verilog, as well as in depth knowledge and/or experience of OVM.

If you believe you are suitable for this role please submit a copy of your most upto date C.V immediately! Sthree UK is acting as an Employment Business in relation to this vacancy.
Start date
02/2014
Duration
6 Months
From
Computer Futures
Published at
18.02.2014
Project ID:
665313
Contract type
Freelance
To apply to this project you must log in.
Register