Description
DFT Engineer - Design for Test - UK (ATPG, test, BIST, STA, Scan Insertion, Synopsys, bring-up, Compiler, TetraMax, PrimeTime, EDA, Semiconductor, Digital, IC, UK, Contract, 3-6 months)Our client is a busy, highly reputed IC Design firm with a new requirement for an experienced DFT (Design for Test) Engineer to join their team on a short term contractual basis, initially for a 3 month basis, however this could be extended beyond this depending on project requirements.
For this role, a number of year's prior DFT experience and skills in the following are essential:
- Scan Insertion
- ATPG
- BIST integration
- Test-mode STA
- Experience of Synopsys flow/tools highly desirable
Please note candidates must be eligible to work in the UK to be considered for this position.
If this is something that you would be interested in then please contact Robert Maw at IC Resources.
Key words: DFT, Design for Test, ATPG, test, BIST, STA, Scan Insertion, Synopsys, bring-up, Compiler, TetraMax, PrimeTime, EDA, Semiconductor, Digital, IC, UK, Contract, 3-6 months
IC Resources - your first contact for IC layout jobs.