SystemVerilog Modelling Engineer

Sicilia  ‐ Onsite
This project has been archived and is not accepting more applications.
Browse open projects on our job board.

Keywords

SystemVerilog Engineering Design Process Ship Design Simulations Working Language

Description

Lithe People (the People practice of Lithe Transformation business transformations consultancy) is delighted to be selected as the European recruitment partner by one of the world's largest engineering design consultancies. We're partnering with this renowned operator in an assignment on one of its client sites in Sicily, looking to find two outstanding silicon chip design engineers from an analog background. The work will be to model various analog components in SystemVerilog, and run DMS simulations.
Experts with SystemVerilog and DMS experience (at least 5 years in both) are required for this. The role is 100% onsite, and a 6 month contract is offered initially, with likelihood of extension. Permanent applications are also very welcome.

Please note the working language is English, and authorisation to work in Italy without sponsorship is required.

Start date
n.a
Duration
12 months
From
Lithe Transformation
Published at
24.05.2024
Project ID:
2754590
Contract type
Freelance
To apply to this project you must log in.
Register