IP Architect (ASIC, SoC, System Verilog) – Lund (Sweden) – 6 Months - Hybrid

Lund, Skåne County  ‐ Onsite
This project has been archived and is not accepting more applications.
Browse open projects on our job board.

Description

IP Architect (ASIC, SoC, System Verilog) – Lund (Sweden) – 6 Months - Hybrid

We are looking for an IP Architect in Digital Development Team within ASIC organization in Lund, Sweden.
You will be leading a team working on System-on-chip specific key IP designs, and you will be focusing on the architecture of these for our next generation devices. You will work in a team who is long-term responsible for the evolution of specific IPs and sub-systems and you will be defining the roadmap looking 2-3 years forward.

The position requires very good leadership skills, very good collaboration and communication skills, and experience in digital design as well as the ability to work in a fast-paced environment. Our organization works in accordance to Agile principles where close team interaction is central.

You will:
• Be the Architect for System-on-chip specific IP Program, handling IPs owned by three cross-functional teams
• Be responsible for systemization of ASIC System-on-chip specific IP blocks and sub-systems
• Owning the Road-map for IPs and sub-systems in the Program
• Support design team during development, verification and validation of the design
• Continuously improve and optimize ways of working
• Generate appropriate documentation

To be successful in the role you must have:
• Master´s Degree or PhD in Electronic Engineering or equivalent education is preferred
• At least 10 years of ASIC IP design and/or verification work experience is a must
• Excellent knowledge in Digital Design
• Mastery in VHDL and System Verilog
• Good knowledge of AMBA systems
• Hands-on understanding of UVM verification methodology
• Knowledge of radio access system and their components
• Track record of successful cross-team and cross-site cooperation
• Quality-consciousness

Beneficial Requirements to have:
• Good experience in ASIC Clock and Reset controllers
• Experience with low-speed interface IPs, like I3C, SPI, QSPI etc.
• Experience with ARM CoreSight architectures
• Knowledge of mobile communication standards
• Unix scripting using Perl, Python, TCL, etc

You, As The Successful Candidate
Communication, collaboration, and knowledge sharing is natural for you as well as a structural way of working. You are quality conscious, driven, result oriented and able to propose improvements to existing designs, methods and workflows. You have strong analytical skills and the ability to work independently as well as in diverse cross-functional teams.

Required Skills
o ASIC IP design and/or verification
o Digital Design
o VHDL
o System Verilog
o AMBA System
o UVM verification methodology
o Radio access system and their components


Start date
ASAP
Duration
6 months
(extension possible)
From
Optimus Search GmbH
Published at
18.08.2022
Contact person:
Stanley Roberts
Project ID:
2446883
Contract type
Freelance
To apply to this project you must log in.
Register