FPGA Design Engineer - ASIC - VHDL - Aviation

Gloucestershire  ‐ Onsite
This project has been archived and is not accepting more applications.
Browse open projects on our job board.

Keywords

Description

FPGA Design Engineer required for a leading Aerospace company based in Cheltenham to be involved in the development of FPGAs for Cockpit Display Systems; designing and verifying; working to DO254 Dal A saftey critical standards.

Activities include:

  • Authoring of FPGA/ASIC requirements to internal development processes for the certification of Airborne Hardware.
  • Authoring of FPGA/ASIC conceptual design documentation
  • Development of VHDL code against a set of requirements to an agreed coding standard.
  • Create trace Matrix linking design requirements to low level VHDL code
  • Running of RTL and gate level simulations on FPGA designs and documenting results in a formal test report document.
  • Analysis of FPGA/ASIC design test results and identifying areas of non-compliance to design specification.
  • Liaise closely with other FPGA/ASIC design engineers to develop design changes to correct any identified issues.
  • Perform Elemental Analysis of VHDL code and create test solutions or justifications to give 100% test code coverage.
  • Perform VHDL code scrutiny against internal coding standard.
  • Assist in the generation of design Hardware Accomplish Summary for presentation to applicable certification authority.
  • Verification activities carried out to DO254 standard

Experience & Knowledge:

Essential:

  • Extensive experience of design and verification of complex FPGA/ASIC designs using VHDL
  • Experience of generating requirements based test cases and creating traceability reports
  • Familiarity with self-checking test benches
  • Extensive knowledge of ModelSim test benching environment
  • Ability to understand and work to internal development processes.
  • Good appreciation of configuration control methods and working knowledge of formal configuration control tools.

Aviation experience is not essential

FPGA ASIC VHDL DESIGN VERIFICATION AEROSPACE AVIATION RTL MODELSIM VALIDATION

Start date
ASAP
Duration
6 months +
(extension possible)
From
Experis Engineering
Published at
25.06.2014
Project ID:
731334
Contract type
Freelance
To apply to this project you must log in.
Register