Description
FPGA Designer is required by fortune 500 company
Suitable candidates MUST have the following skills/experience
*Hands on experience in RTL Verilog/VHDL
*Multi clock domains
*Timing closure for complex high speed designs 100 MHz+ (Verification
knowledge is a plus)
Full details available on request